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1      Introduction
Japan is planning to launch a large-scale project 
to construct a 10 PFLOPS *1 level supercomputer, 
or  Kei soku * 2 supercomputer  sys tem, by 
FY2010 [Note 1]. The true value of supercomputer 
development lies in the widespread effects and 
ramifications it has on science and technology, 
rather than the effect on computing speed. It is 
expected to have a revolutionary effect on sectors 
such as healthcare, life science, automobiles, 
nanotechnology, and material science, to name 
just a few. It wil l enable such complicated 
calculations as: a simulation that covers the 
whole human body from genes to blood flow; 
a simulation of a car crash, accounting for all 
parts of the car; a simulation of the whole earth, 
using much higher resolution meshes than have 
currently been attempted. Detailed simulation 
of entities that have hitherto been out of the 
range of computing power will become a reality. 
Simulation results and drastical ly reduced 
computing times (Time to Solution) will surely 
contribute to maintaining a competitive edge in 
the international market. The development of a 
supercomputer is one of the key projects that will 
foster future technological development in a wide 
spectrum of industries. 
The outlook of large-scale research facilities 
presented by the U.S. Department of Energy in 
2003 ranked “UltraScale Scientific Computing 
Capability” in second place in terms of priorities 
for technical development over the next 20 
years[1]. The U.S. is devoting more of its energy 
to scientific computing as a national project. 
This is clearly evidenced by the fact that the 
National Coordination Office for Networking 
and Information Technology Research and 
Development (NITRD) allocated more than 40% 
of its FY2003 budget (1,880 million dollars) to 
High-End Computing (HEC)[2]. IBM’s BlueGene 
recaptured the title of world’s fastest computer 
in 2004 by surpassing Japan’s Earth Simulator 
according to the LINPACK benchmark*3, although 
this benchmark can cover only a limited range 
of measurements. It is against this backdrop of 
critical need that the large-scale project for the 
next generation supercomputer will be launched.
Many problems have to be overcome before 
this feat can be achieved. These include the 
conventional problems that always accompany 
computer development, such as the system 
architecture and software that are most suited 
to the computer. Additional problems arise from 
a hardware perspective - the new generation 
supercomputer wil l demand a much higher 
level of hardware resources and a transmission 
rate that is almost impossible with conventional 
hard-wired architecture. Optical interconnection 
is the most promising candidate for delivering a 
solution to the communication link problem for 
the supercomputer.
This article reviews the optical interconnection 
technology trend and also discusses the long-term 
direction of the Japanese supercomputer project. 
This theme includes the categories of ultra 
high-speed computers, such as a supercomputer, 
gr id computing, cluster servers, and ultra 
high-capacity routers. The emphasis is on the 
next generation supercomputer.
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2      Limitations of
       Hard-Wired Systems
2-1    Limitation due to hardware resources
Figure 1 is a schematic representation of 
supercomputer architectures. A supercomputer 
comprises multiple nodes*4 that carry out parallel 
processing, each of which consists mainly of 
a CPU (Central Processing Unit) and memory. 
Parallel processing requires dense inter-node 
data communication that is generally realized by 
efficient control of communication counterparts 
by means of switches. This conf iguration, 
including the switch, is called an inter -node 
net work.  From a  ha rdwa re  per spec t ive ,  
acceleration of the CPU itself ((3) of Figure 1), 
CPU-memory ((2) of Figure 1), and inter-node ((1) 
of Figure 1) data transmission rates are essential 
for speeding up the system.
T he  r ecent  h i s to r y  o f  supe rcompute r  
deve lopment  i s  ch a r ac te r i zed  by  f i e rce  
competition between the U.S. and Japan[Note 2] 
(Figure 2). The Earth Simulator from Japan 
recorded 35 TFLOPS in 2002 using the LINPACK 
benchmark, but the title was recaptured by IBM’s 
BlueGene in 2004, which attained 137 TFLOPS 
and was followed by the new record of 280 
TFLOPS established by BlueGene in November 
2005. Japan is planning to challenge the current 
Figure 1 : Schematic view of the basic configuration of a supercomputer
Prepared by the STFC based on Reference [3] 
Figure 2 : History of the U.S.-Japan competition in the development of a supercomputer 
Prepared by the STFC based on Reference [5]
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titleholder by f inishing development of the 
Keisoku supercomputer system in around 2010.
T he  r a ce  to  d e ve lop  s up e r compu t e r s  
with improved per formance has h ither to 
been suppor ted by three main factors :  a  
spectacular improvement in CPU performance 
(Moor’s law), an increase in memory capacity, and 
parallelization. A next generation computer that 
surpasses the level of 10 PFLOPS is very likely to 
enter into uncharted terrain that a conventional 
technological approach cannot navigate.
According to a provisional estimate by Fujitsu 
Laboratories Ltd., constructing a supercomputer 
with 3 PFLOPS peak performance using Fujitsu’s 
currently available technologies will require 
20,000 km of total (coaxial) cable length for 
inter-node links, the total power consumption 
will be 30 MW, including ventilation, and the 
system footprint will be 8,500 m2. This enormous 
cable length is equivalent to half the earth’s 
circumference and a relatively small power plant 
will be required to supply sufficient electricity 
(Table 1). Naturally, the Keisoku supercomputer 
system, which will have a calculation capability 
of more than 10 PFLOPS, is expected to require 
much more resources and will therefore be very 
difficult to accomplish. These considerations 
conclude that, from the perspective of resource 
requirements, the next generation supercomputer 
will never be realized using only the conventional 
hard-wired architecture.
2-2    Limitations on the data transmission rate
As shown in Figure 1, the keys to higher 
processing rate can be summarized under three 
points: higher CPU performance, increased 
CPU - memory transmission bandwidth, and 
increased inter-node transmission bandwidth. 
It goes without saying that increased CPU 
performance is essential for better computing 
capability; another decisive factor for achieving 
“Ke i s ok u” - l e ve l  p e r fo r m a nce  i s  a  h i g h  
transmission bandwidth to feed data to the CPU.
B y  a r o u n d  2 010 ,  w h e n  t h e  K e i s o k u  
supercomputer system will be realized, the 
CPU-memory and inter-node data transmission 
rate per channel will have to be much faster than 
they are at present. Conventional hard -wired 
technology has fundamental drawbacks in wide 
bandwidth transmission: the high frequency 
components of a signal are attenuated due to 
increased conductor resistance in the high 
frequency region and printed - circuit board 
(PCB) and cable material also degrade the signal 
intensity as frequency increases. The transmission 
d i s t ance has  to  be shor tened for  h igher  
transmission rates to occur. This limitation has a 
crucial effect on the board and system design.
Possible approaches for higher transmission 
capac i t y  u s i ng  convent iona l  ha rd - wi red  
technology include multiplication of channels 
for more ef f icient paral lel processing and 
multi -valued signals for better per - channel 
throughput. An increase in the number of 
parallel processing channels, however, makes 
the so -called skew problem (misalignment of 
data arrival time) more pronounced, as well as 
the increase in the pin outfits of the LSI package. 
Many techniques have been devised to address 
these problems: addition of skew-adjustment 
circuitry or encoding circuitry for a multi-valued 
signal, a pre - emphasis method for enhancing 
high frequency signal components, and an 
equal izing method to adjust the frequency 
Table 1 : Comparison of material resource requirements (estimated value): PFLOPS-class supercomputer
 vs. Earth Simulator (use of currently available technology is assumed) 
PFLOPS-class Supercomputer 
(Peak performance 3 PFLOPS is assumed) 
Reference:  Earth Simulator
(Peak performance 40 TFLOPS)
Crossbar switch 600 130
Conductor cable
(inter-node connection)
number 270,000 83,200
total length 20,000km (global scale) 2,400km (Japanese archipelago scale)
weight 450ton 140ton
Power Consumption
(ventilation included)
30MW (small-scale power plant) 5.5MW (transformer station)
Footprint 8,500m2 3,590m2
Prepared by the STFC based on References [6, 7] 
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component strength when a signal arrives. All 
of these techniques have a serious side effect 
in that they complicate and enlarge the LSI, 
resulting in larger power consumption. In 
addition, these techniques generally require 
special board material and a larger number of 
layers that necessitate difficult optimization 
layouts, including the through-hole arrangement, 
resulting in a significant load increase in the PCB 
design stage. Based on these considerations, it 
is generally accepted that the useful range of 
bandwidth for hard-wired circuitry is limited to 
below 10 Gbps per-channel [3].
The next generation supercomputer with a 
two -digit or more increase in processing rate 
compared to the Earth Simulator will inevitably 
result in a much higher level of parallelization. 
In view of the fact that the total number of signal 
lines linking the CPU and memory in the Earth 
Simulator amounts to 20,000 within one node, a 
new generation supercomputer implementation 
using only hard -wired technology will be a 
formidable assignment in terms of its size and 
complexity.
T he s i t uat ion  i s  s i m i l a r  for  both  h ig h  
performance servers and ultra high - capacity 
routers. Data transmission bott lenecks in 
inter-instrument and inter-board communications 
have become increasingly apparent. The amount 
of data transmitted wil l inevitably increase 
steadily both within and between instruments. 
To address the imminent hard-wired bottleneck 
problem, the development of an alternative data 
transmission technology that can replace the 
conventional method is urgently needed.
3      What is
       Optical Interconnection?
3-1    Definition of optical interconnection
Optical interconnection is the most promising 
candidate for providing a solution for the 
hard-wired deadlock. In terms of linkages using 
optical means, optical f iber communication 
has been in practical use for more than twenty 
years, mainly for long distance links between 
cities and continents. In contrast, there has 
not been a strong need for short-reach optical 
links. However, as the problems associated with 
hard -wired links become more apparent, this 
approach is gathering new focus.
The term “optical interconnection” is often 
ca l led simply “optica l wir ing” or “optica l 
i nterconnect”  and can be interpreted in 
the  broades t  sense  of  the  word  a s  “a ny  
interconnection using optical means.” As this 
ar ticle focuses on its appl ications in ultra 
high - speed computers, we def ine “optical 
interconnection” as short-reach links between 
chips and instruments within several tens of 
Figure 3 : Relationship between transmission distance and bandwidth (conceptual diagram) 
Prepared by the STFC
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meters, and make a clear distinction between 
short- and long-distance links (Figure 3).
3-2    Advantages of optical interconnection
Optical interconnection has many advantages 
over conventional hard -wired technology, 
including:
(1)  High speed transmission capabi l ity 
independent of link length
   Optical links show extremely small 
frequency- dependent attenuation and 
resistance, enabling longer and faster 
links, compared with hard-wired links.
(2)  High density multiplexing and flexible 
implementation
   An optical signal is noninductive, is 
immune to electromagnetic interference, 
and it has negligible effect on optical 
c r o s s t a l k  due  to  w i t hou t  opt ic a l  
interference[Note 3]. These characteristics 
enable spatial 3D implementation of links 
and the use of multiple wavelengths in 
a single channel (wavelength division 
mult iplex ing, or WDM), leading to 
a dramatic increase in transmission 
bandwidth, depending on the number of 
wavelengths allocated to the channel.
(3) Reduction of material resources
   As described in (1) and (2), the use of 
optical links can dramatically increase 
the transmission rate per channel and 
enable the use of wavelength division 
multiplexing. These factors lead to a 
reduction in material use due to the 
reduced number of channels required, 
elimination of electromagnetic shielding, 
a smaller transmission media diameter, 
and reduced wiring weight.
Thus, efficient use of materials is one of the 
many advantages of optical links, as well as 
extended bandwidth.
In general, the number of channels wi l l 
increase as transmission distance becomes 
shorter, and the types of link media used are 
selected depending basically on the transmission 
distance. Optical waveguide is preferred for links 
between less than 10 cm apart, and optical fiber 
(single or ribbon) is preferred for longer links.
There are many elementa l technologies 
that need further development for practical 
implementation of optical interconnection. 
These include vertical - cavity surface -emitting 
lasers (VCSELs) used as an array implementation 
of an optical source, a photo -diode receiver, 
various types of devices for optical waveguide 
and transmitters/receivers, a high-density mount 
design, a thermal design, and an electro-optical 
hybridization design.
3-3    Past efforts in perspective
From the early days of research into optical 
communication, Japan has played a globally 
important role in the development effort in this 
field and has recorded such accomplishments as 
continuous wave oscillation of semiconductor 
lasers at room temperature and improvement/
commercialization of optical fiber. It is stil l 
fresh in our memory that Japanese enterprises 
invested heavily from the early 1990s to 2000 
in a wide spectrum of technologies aiming 
at commercial izing optical communication 
systems. It was keeping pace with the booming 
economy in the U.S. and covered everything from 
elemental technologies, such as transmission 
media and transmitter/receiver devices, to system 
integration for long- distance, large - capacity 
communication.
Figure 4 lists the optical communication-related 
government projects in the past decade. In 
response to demand from the private sector, 
many of these were long-distance, large-capacity 
oriented research projects, such as “Research 
and development of total optical communication 
technology” (present Ministry of Internal Affairs 
and Communications, MIC) and “Femtosecond 
technology” (present Ministry of Economy, Trade 
and Industry, METI). Elemental technologies 
for optical interconnection were included 
only in some of the projects that belonged to 
“Fundamental technologies for next generation 
information processing,” which was aimed at the 
real computing world.
Although a variety of studies into optical 
communication have been undertaken, the 
majority of these have been metro-systems and 
access-systems oriented. However, the emphasis 
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of research objectives is apparently shifting to 
short- range, intra - equipment communication 
used in such systems as the next generation 
supercomputer and ultra high-capacity routers. 
Optical interconnection is also attracting interest 
in line with this trend.
4      Technical Trends in
       Optical Interconnection for
       an Ultra High-Speed Computer
4-1    R&D in Japan
(1)  R&D of elemental technologies for future 
supercomputers
Japan is planning to launch a project to 
construct a supercomputer with a 10 PFLOPS 
leve l  o f  comput i ng  power  (the  Ke i sok u  
supercomputer system) by FY 2010. In May 2005, 
two studies for this project were established with 
themes relating to optical interconnection aiming 
at “R&D of elemental technologies for future 
supercomputing”[9]. These studies are predicted 
to continue for three years through 2007. Both 
are industry-university collaboration projects 
aimed at elemental technology development for 
the realization of the Keisoku supercomputer 
system.
(i) Application of optical interconnection to 
inter-node networks
Kyushu University and Fujitsu Ltd. are planning 
to develop inter-node optical interconnection, 
aiming at eliminating the inter-node transmission 
bottleneck. The first phase of the project is to 
apply optical interconnection to the node-to-leaf 
switch link to enable much faster communication 
(Figure 5). This project includes comprehensive 
R& D from the def in it ion and design of a 
board - level interface to the development of 
an optical module that is both small and fast. 
Application of optical links to node-to-leaf switch 
connection is expected to reduce electric cable 
resources to less than 10% of their calculated 
value (as shown in Table 1, more than 20,000 
km of electric cable is required using hard-wired 
technology).
This theme also includes the development of 
rack-to -rack optical interconnection (Figure 5). 
Figure 4 : List of optical communication related projects supported by the Japanese government
MIC: Ministry of Internal Affairs and Communications 
METI: Ministry of Economy, Trade and Industry
MEXT: Ministry of Education, Culture, Sports, Science and Technology Prepared by the STFC based on Reference [8] 
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Combination of these technologies is expected to 
greatly enhance the node-to-node and inter-node 
network communication rate, as shown in (1) 
of Figure 1. The main point of this approach is 
to apply an optical packet switch in place of the 
existing electric crossbar switch, which requires 
the development of a new semiconductor 
optical switching device with nanosecond level 
switching velocity. Optical packet switching can 
directly switch an optical signal, providing such 
advantages as a reduction in the number of cables 
required by using WDM technology, a reduction 
in the number of switches required by lumping 
switching capabilities in fewer devices, and the 
elimination of E/O and O/E conversion devices. 
These advantages combined will contribute to 
a drastic reduction in the amount of material 
resources and power consumption.
(ii) Application of optical interconnection to the 
CPU-memory link
Progress in the data transmission rate between 
the CPU and memory has been relatively slow, 
compared with the amazing speed at which 
CPU performance has improved. This may be a 
worrying situation in future computers as the 
CPU-memory transmission rate limits the total 
performance of the system.
NEC Corporation and Tokyo Institute of 
Technology are currently undertaking research 
into optical interconnection between the CPU 
and memory as an alternative technology for 
speeding up the CPU-memory link ((2) of Figure 
1), which would be the world's first instance of 
such a link if it is successfully developed. The 
performance target is optical interconnection 
with a signal transmission rate of more than 20 
Tbps per CPU.
A provisional estimate by NEC predicts that 
CPU performance will surpass 100 GFLOPS in 
the years around 2010 (Table 2). Assuming a 0.5 
Gbps transmission rate per signal line (equivalent 
to those used for the Earth Simulator) and pursue 
a performance upgrade simply by extension 
of parallel processing, one CPU will require a 
prohibitive 25,000 signal line outfit. Reducing the 
number of signal lines required by enhancing the 
transmission rate per line is highly desirable, and 
Figure 5 : Typical configuration of Inter-node network optical interconnection
Prepared by the STFC based on Reference [6]
Table 2 : Estimated CPU-memory transmission specifications: next generation supercomputer vs. Earth Simulator 
Next generation 
supercomputer
(around 2010)
Earth Simulator 
(peak performance:
40 TFLOPS)
Earth Simulator ratio
Processing rate / CPU > 100 GFLOPS 8 GFLOPS > 10
CPU-memory
transmission
Rate per signal line > 20 Gbps 0.5 Gbps > 40
Number of signal lines per CPU 1,000 signals (optical) 2,000 signals
1
2
Prepared by the STFC based on Reference [3]
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this would also be an effective way of avoiding 
the skew problem. From these considerations, 
the target rate for CPU-memory transmission is 
set to 20 Gbps or higher, more than a 40 times 
increase on that of the Earth Simulator, and the 
number of signal lines per CPU will be halved to 
1,000 by extensive employment of optical links. 
These factors all add up to a targeted system 
performance of 20 Tbps.
More speci f ical ly, a high - density optical 
module (Figure 6) will be developed and it 
will be mounted on the same board with other 
LSIs. Using currently available technologies, the 
module will take up nearly the size of a tatami 
mat (1-2 m2). The module footprint must be 
reduced to several square centimeters by taking 
full advantage of optical links. To realize these 
objectives, the group is scheduled to carry out 
multifaceted studies, including the development 
of a high - density packaging technique for 
a  h igh - speed opt ica l  dev ice (>20 Gbps),  
and research on the integrated design of an 
opto-electric device/system to combine optical 
technology and LSI technology.
(2) Application of optical interconnection to 
ultra high-capacity routers
Proliferation of visual data on the Internet, 
in addition to text and audio data, is certain to 
continue. Spurred by this trend, switch capacity 
is expected to double every year[10]. Current 
technology routers will certainly be a bottleneck 
with respect to the proliferation of data: this is 
one of the areas where hard-wired technology is 
reaching its limit.
According to Hitachi Ltd.’s estimate[10], a 
Figure 6 : Configuration of CPU-memory optical interconnection 
(a) High density optical module
(b) CPU and memory module 
 Prepared by the STFC based on Reference [3] 
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hard-wired scheme for ultra high-capacity routers 
that surpasses 2 Tbps per switch fabric will reach 
the limit of feasibility because of the large amount 
of power LSIs require and economic problems 
due to the excessive number of pins required 
for such a layout. Hitachi is now developing 
an intra/inter-optical interconnection used for 
routers. The development effort in the first 
stage is expected to focus on an electro-switch 
centered backplane configuration to reduce I/O 
pins.
Inherently, however, replacing an optical 
router’s electro - switch with optical packet 
switches is desi rable, as is the case with 
inter-node networks. Research on optical routers 
is also being carried out in other projects, 
including the “Development of photonic network 
technology” (METI) and some of the photonic 
network projects under the auspices of MIC. 
Wel l - organized mutual exploitation of the 
results obtained from these optical inter-node 
networking and router development projects is 
expected to have a beneficial effect on overall 
progress.
(3)  Technology inside the chip:
 for a higher transmission rate
As the processing capacity continues to 
increase, the need for an optical link moves from 
the inter-node to inter-chip, and further into the 
intra-chip level. This is one of the fundamental 
requirements for achieving ultra high-speed, as 
shown in (3) of Figure 1. To cope with the future 
intra - chip bottleneck, research on elemental 
technologies used in developing an intra-chip 
optical link has already begun. In recent years, 
a silicon -based approach (silicon photonics) 
has attracted strong attention in this area. This 
approach integrates silicon electronic devices and 
optical integrated circuits.
N EC a n nou nced i n  Febr ua r y  20 05 the  
successful development of a silicon photodiode 
that can be used as an optical receiver for 
an intra - chip optical link[11]. The operational 
frequency range of silicon devices has been 
l i m ited to  below sever a l  GHz.  I t s  lower  
carr ier mobil ity compared with compound 
semiconductors and its poor photosensitivity 
have hindered high-speed operations. Because of 
this drawback, optical receivers for long-distance 
com mu n icat ion a re  ma nu fac t u red us i ng  
compound semiconductor technology. NEC 
focused on a silicon surface resonance plasmon*5 
and achieved an operational frequency of 20 
GHz; further, the company reached 50 GHz in 
December of the same year[12]. The possibility 
of a 100 GHz operat ion, in pr inciple, has 
been reported by using the same technology 
and reducing the receiver surface area. This 
technology represents a new possibility for the 
realization of optical intra-chip links and it also 
has broad implications outside the domain of the 
intra-chip signal path problem.
In addit ion,  a  new techn ique has been 
reported[13] for forming a fine line waveguide 
by etching si l icon (Photonic wire) that is 
capable of high-density integration inside the 
chip and provides high-speed, low-loss optical 
t ransmission. The future development of 
photonic-wire technology deserves attention 
because it is not only an integration technique 
for silicon, but it also has wide applications for 
implementing optical modulators and filters.
4-2    R&D in the U.S.
(1) National projects
The U.S.  government cer ta in ly appears 
to be enthusiastic about propell ing optical 
communication technologies for both long 
and short distances. Table 3 shows the list of 
optics-related projects that are supported by the 
Defense Advanced Research Projects Agency 
(DARPA) of the U.S. Department of Defense. The 
wide variety of applications shown in this chart 
clearly exemplifies the well -established system 
for supporting multi-faceted optical technology 
development.
As for optical interconnection, a project called 
“Chip to Chip Optical Interconnects (C2OI)”, a 
four-year project, started in 2003 and now is in 
progress. As the name indicates, the objective 
of this project is to establish inter-chip optical 
interconnection. The members of this project 
are listed in item “C2OI” of Table 4, indicating 
that this is a government- industry- academia 
collaboration in which each member entity will 
take full advantage of past research results. One 
project that deserves special attention is the 
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“Terabus”, a joint research project between IBM 
and Agilent Technologies. To this project alone, 
30 million dollars has been allocated in four 
years.
The amount of information handled by the 
server is ever increasing: total bandwidth inside 
the server has increased tenfold in four years. 
IBM predicts that in 2010, a total bandwidth of 
40 Tbps will be required for inter-processor 
transmission. The Terabus project aims to provide 
a solution to this problem and its final target is 
to establish a low-power, low-cost, small -sized 
transmission solution by 2010. The projected 
configuration of the Terabus solution consists 
of an optical transceiver module (Optochip) 
mou nted  on  t he  P C B  t h a t  i ncor por a te s  
waveguides (Optocard), as shown in Figure 7.
The immediate target of the project is to 
achieve a >20 Gbps transmission rate per channel 
(the initial target is to achieve 15 Gbps), and to 
construct a 48 -channel system to establish >1 
Tbps performance. High-density implementation 
of optical waveguides (line-to-line distance: 62.5 
µm) will enable the system to have a footprint of 
only 1 cm2. A future objective is to achieve a 40 
Gbps transmission rate per channel.
IBM and Agilent Technologies were invited 
to speak at ECOC2005 (the largest optical 
communication society meeting in Europe, held 
in Scotland in September 2005) and announced 
a successful 48 -channel parallel transmission. 
Each channel of this system has a transmission 
rate of 20 Gbps per transmitter channel and 14 
Gbps per receiver channel[17]. The 0.13 µm-CMOS 
technology was used to fabricate a high-speed 
dr iver and receiver, aiming for low power 
consumption per channel (<10 mW/1 Gbps). The 
announcement clearly showed that the U.S. is 
Table 3 : List of DARPA’s optical technology related projects 
Project name Period 
Budget
(Million USD) 
Summary 
Analog Optical 
Signal Processing
2002-2005 37
Performance enhancement of the RF system by means of optical analog signal 
processing technology. 
Chip to Chip Optical 
Interconnects
2003-2007 45 Inter-chip optical link technology. High-speed link between processors. 
Chip-Scale WDM 2002-2005 40
R&D for a next generation dynamically re-configurable network using WDM and 
its components. 
Data in Optical 
Domain - Network
2002-2006 60
Development of a >100 Tbps scalable optical router using electronics, photonics 
and MEMS technology. 
Optical CDMA 2003-2007 45 Proposal for hardware used for optical CDMA and networking architecture. 
Photonic A/D 
Technology
1998-2001 40
Establishment of a signal digitization technology by means of optical processing. 
Centered on the development of a mode-synchronization laser and a high-speed 
modulator. 
DARPA: Defense Advanced Research Projects Agency
* Period and budget are compiled based on the planning documents submitted in response to public offerings. 
 Prepared by the STFC based on Reference [14]
Table 4 : C2OI project membership
Member Summary of development 
IBM, Agilent System demonstration. 40 Gbps transmitter device technology
University of California Santa Barbara
University of Texas at Austin
40 Gbps transmitter device technology
40 Gbps amplifier-less optical receiver device technology 
Colorado State University High speed VCSEL technology 
Mayo Foundation Evaluator 
US Army Research Lab Integration technology and low-power transmitter/receiver device design (University of Delaware) 
The Air Force Research Lab
Evaluation of polymer materials
Waveguide fabrication method
MIT Lincoln Lab Architecture
 Prepared by the STFC based on Reference [15] 
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making steady progress according to its roadmap. 
Japan, on the other hand, is only launching a 
full-scale project in the days ahead and is lagging 
behind the U.S. in device development.
These development projects for high- speed 
optical interconnection technology are also 
in line with the roadmap laid out for the U.S. 
High-End Computing (HEC) plan [18]. In the near 
future, the results of these projects will be fully 
exploited for the realization of HEC. The fact that 
IBM, creator of BlueGene, is undertaking R&D 
activities for the Terabus project seems to indicate 
that it will commit deeply to the HEC plan in the 
future.
(2) Other trends
Intel is carrying out silicon photonics research 
to fur ther develop its propr ietar y si l icon 
technology. This move is also a future provision 
against the hard-wired scheme bottleneck. Intel is 
proactively driving R&D in optical technologies: 
“Today, optics is a niche technology,” said the 
Senior Vice President Patrick P. Gelsinger, “but 
tomorrow, it’s the mainstream of every chip that 
we build” [19].
T h e  p r o g r e s s  o f  i n t r a - c h i p  o p t i c a l  
interconnection development deserves special 
attention. In February 2005, Intel announced 
the world’s first continuous wave oscillation 
of a Si -based Raman laser*6. The device was 
manufactured using standard CMOS si l icon 
technology, which indicates the possibi l ity 
of extending the technology into the domain 
of optical integrated circuits. If successfully 
developed, Intel will be able to mass -produce 
inexpensive optical devices using its silicon 
manufacturing technology. Intel's comprehensive 
o n g o i n g  e f f o r t s  t o  d e v e l o p  i n t r a - c h i p  
interconnection include, among other things, 
on-chip integration of an optical modulator[20] 
and receiver.
4-3    Technical challenges
Optical interconnection is the technology of 
the future and poses many challenges. From 
the selection of mater ial to the method of 
implementation, we have not yet established 
standard methods. Because parallel transmission 
is the basic architecture suited for optical 
interconnection, VCSEL is the preferred scheme 
for the design of a light- emitting device that 
allows relatively easy parallel array structure. Still, 
it is to be noted that reliability requirements will 
become stringent as the level of parallelization 
increases. An imminent problem to be addressed 
is the sudden death of the key transmitter device 
VCSEL*7. This problem has been increasingly 
repor ted i n  recent  yea r s [21,  22 ] ,  but  some 
believe that it is just a matter of time until total 
resolution of the problem is achieved. This 
problem is directly connected to the reliability 
of the device and can very well hinder progress 
towards practical use of optical interconnection 
technology. Close cooperation across the related 
industries is desirable for early settlement of the 
sudden death of VCSEL.
The thermal problem is another important 
f a c t o r .  T h e  p u r s u i t  o f  h i g h e r  d e n s i t y  
implementat ions wi l l  i nev itably increase 
heat generation per unit area. For example, 
Figure 7 : Terabus configuration
 Prepared by the STFC based on Reference [16]
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the CPU module shown in Figure 6, with a 
few centimeters on each side, will generate 
200-300 W of heat. The degree of heat generation 
is closely related to the lifetime of the device: 
new cooling technology is needed to address this 
problem.
The final target is a totally optical system: 
this will reduce the number of electro -optical 
conversion modules required and offer the 
promise of drastical ly reducing the power 
required. One chal lenge to be overcome is 
optical route switching. This is an easy task 
for a hard-wired system, but the development 
of devices for memorizing optical states and 
route switching using optical means is still in its 
infancy.
In light of these formidable challenges, it is 
highly unlikely that the hard-wired scheme will 
be replaced by optical links in a straightforward, 
one - step fashion over a relatively short time 
period. Rather, it will be a gradual process and 
the steps are likely to proceed in the following 
sequence (based on predicted level of difficulty): 
inter-node, CPU-memory, and finally intra-chip 
links.
5      Future Directions
5-1    Need for a strategic roadmap
The Japanese supercomputer project has 
h i ther to  l acked the cont i nu it y  t ypica l ly  
exemplified by the development of the Earth 
Simulator. Such an isolated project cannot 
foster the continued development of elemental 
technologies. The Counci l for Science and 
Tech nolog y Pol icy,  wh ich d i scussed the 
subject “Development and uti l ization of an 
advanced, high-performance general -purpose 
supercomputer” in November 2005, has already 
pointed out that the lack of a roadmap for 
next generation machines is one of the main 
reasons why Japan has fallen behind the U.S. 
in the race to develop a supercomputer[23]. 
A long- range strategy based on a roadmap is 
essential for future technological development 
in Japan. The roadmap should be envisioned as 
a comprehensive guiding principle not only for 
supercomputers, but also for ultra high-capacity 
routers with the imminent need for much higher 
speeds. One of the main themes for the roadmap 
is to present a grand picture of the process of 
replacing hard -wired technology with optical 
methods.
The long-range strategic roadmap will enable 
the launch of more chal lenging elemental 
technology development than can be achieved in 
an isolated project. For example, a development 
project for a future technology, such as intra-chip 
optical interconnection, can be launched early 
along the lines of a national project. Although 
each private sector entity acknowledges the 
need for optical interconnection technology and 
undertakes their own development, the resources 
allocated to, and the time requirements for these 
preemptive projects are naturally limited, unless 
it is directly related to the business in hand. 
Judging the situation in Japan from an objective 
perspective, hardly any company is willing to give 
priority investment to these tasks without the 
promise of continued support and guidance from 
the national engagement.
With continual and consistent planning, 
or a strategic roadmap, Japan will be able to 
position elemental technologies, such as optical 
interconnection, in the grand perspective of a 
long-range strategy. This will enable a long-range, 
steady development effort, without losing focus as 
can occur in an isolated project, to foster optical 
interconnection as one of the core technologies 
required to realize the next generation Keisoku 
supercomputer system, even more advanced 
computing and ultra high-capacity routers.
5-2    Strategic arrangements for the future
As is well evidenced by the fact that the level of 
supercomputer performance in past decades has 
already been realized in commercially available 
PCs, it is only a matter of time before hard-wired 
connections will be considered the bottleneck 
for these off-the-shelf products. It is fairly certain 
that, in the near future, optical interconnection 
will be the integral part of the CPU system. As 
is well known, the CPU market for commercial 
computers is almost entirely dominated by 
Intel. Incorporation of optical interconnection 
to inter - chip and intra - chip links is certain 
44
S C I E N C E  &  T E C H N O L O G Y  T R E N D S
45
Q U A R T E R L Y  R E V I E W  N o . 2 0  /  J u l y  2 0 0 6
to inspire drastic modification of the current 
architecture, which may trigger a revolution 
in the competitive landscape. Superiority in 
optical interconnection technology could act as 
the cornerstone for gaining a competitive edge 
in the next generation CPU, memory and other 
peripheral devices. Inter-chip and intra-chip links 
require quite a high level of technology that can 
provide a long-standing, sustainable technical 
advantage to the developer. Technological 
development of optical interconnection is still 
in its infancy. Timely investment in this area 
based on a well-laid strategic roadmap will amply 
reward the effort.
As was described earl ier, a bottleneck is 
emerging in the backplane of ultra high-speed 
routers. This is also a promising market for 
opt ica l  i nterconnect ion technolog y.  U.S.  
vendors currently dominate most parts of the 
router market for carrier use and the share of 
Japanese vendors is becoming increasingly 
smaller. The total capability of routers is not 
determined solely by hardware performance but 
depends on the balance between hardware and 
software and the inheritance of accumulated 
know-how. A high -performance instrument 
is only a partial solution for entry into this 
market. Still, a well -planned introduction of 
optical interconnection technology in this area 
will be able to provide Japan with a window of 
opportunity and a means of escaping from the 
current problematic situation.
Incorporation of optical interconnection 
is also under review for mobile phones and 
automobiles. Although they do not require ultra 
high - speed processing, the merits of optical 
links, such as the elimination of wiring space and 
EMC-less communication, are of great advantage 
in these applications. Robotics is an area where 
the possibility of explosive growth in the near 
future is high. Optical interconnection has the 
promise to be used as a key component in the 
nervous system of these robots, transmitting 
information calculated in the brain (CPU) to 
the corresponding human’s muscles and limbs. 
Achievements that result from this cutting-edge 
technological development will find a broad 
spectrum of applications.
6      Conclusion
T h i s  a r t ic le  i n t roduced  t he  tech n ica l  
trends in ultra high-speed computing; special 
emphasis was placed on optical interconnection 
tech nolog y,  wh ich  w i l l  be  a n  e s sent i a l  
elemental technology in the development of 
a next generation supercomputer. The need 
for a strategic roadmap was also discussed. 
Japan has traditionally maintained a technical 
edge in optical technology, of which optical 
i n t e r co n ne c t io n  i s  a  p a r t .  J ap a n  h a s  a  
well - established foundation and resources for 
R&D based on past achievements and experience. 
This technology promises to provide Japan with 
a breakthrough and a means of escaping from 
its current disappointing situation by developing 
a future supercomputer, next generation CPU 
and routers. We are in a period of transition 
from hard -wired to optical links. A window 
of opportunity has opened that will allow us 
to regain technical supremacy through the 
development of a next generation supercomputer, 
notably the Keisoku supercomputer system.
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Notes
[Note 1] “Development and utilization of an 
advanced, high-performance general-purpose 
supercomputer”: A large-scale R&D project 
that spans seven years, starting in 2006, for 
which a total of 115.4 billion yen will be 
allocated (planning value).
[Note 2] Currently, European countries are not 
undertaking supercomputer development. 
They are specializing in the development 
of computer appl ication technologies. 
However, a recent ar t icle (December 
2005) reported the development of the 
Bull supercomputer (France). For detailed 
information, see Reference [4].
[Note 3] Optical crosstalk can occur when 
opt ica l  l inks are la id out in extreme 
proximity to each other (within several tens 
of micrometers).
Glossary
*1 PFLOPS
 P (Peta) is a prefix that represents 1015. 
PF L OP S  me a n s  t he  c ap ac i t y  o f  1015 
f loat ing - point number operat ions per 
second.
*2 Keisoku
 “Kei” is a Japanese character representing 
1016. Thus 1-Kei floating-point computing 
is equivalent to 10 PFLOPS. Therefore, 
“Keisoku” represents a computing speed of 
10 PFLOPS.
*3 LINPACK (LINear equations sof tware 
PACKage) Benchmark
 A software package for solving a system 
of  l i nea r  equat ions used to measu re 
floating-point computing power. One of the 
most frequently used computer benchmarks 
in the world.
*4 Node
 A system element that includes the CPU 
and memory. A node itself can be a fully 
functional computer system. A large-scale 
supercomputer accelerates processing by 
allocating a program to multiple nodes 
simultaneously (parallel processing).
*5 Plasmon
 Collective oscillatory motion of electrons on 
the surface of conductors or metals coupled 
with an electromagnetic wave, which can be 
used to control light propagation.
*6 Raman laser
 A type of laser using the Raman effect: 
the light undergoes changes in frequency, 
depending on the internal structure of the 
medium.
*7 Sudden death
 Phenomena of an abrupt entrance into 
fault mode due to an unpredictable sudden 
breakdown during operation.
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